

-1-

DESCRIPTION

POWER-SUPPLY APPARATUS

5 TECHNICAL FIELD

The present invention generally relates to a power-supply apparatus comprising a protection circuit for preventing excess current output, and more specifically relates to a power-supply apparatus comprising a protection
10 circuit for, when a voltage applied to a switching element for outputting a voltage input to an input terminal reaches a predetermined voltage or above, turning off the switching element for protection.

15 BACKGROUND ART

In a conventional power-supply apparatus, as illustrated in FIG. 8, a circuit for protecting a switching element outputs from an output terminal OUT an output voltage V_{out} , from an input voltage V_{in} input into
20 an input terminal IN. A circuit is generally used that compares with a reference voltage V_s a voltage drop due to a fixed resistor R_a connected in series with a PMOS transistor M_a constituting a switching element. When the voltage drop as described above exceeds the reference
25 voltage V_s , the circuit controls a gate voltage of the

switching element M_a such that the impedance of the switching element M_a is increased so as to limit a current output from the output terminal OUT.

Moreover, FIG. 9 is an example circuit of a power-supply apparatus having combined a switching element M_a with a constant-voltage circuit. In the case of FIG. 9, the on-state resistance of the switching element M_a is set smaller than that of a voltage-controlling transistor M_b constituting the constant-voltage circuit. Thus, turning on the switching element M_a when a voltage V_{in} of an input terminal IN is at or below a rating output voltage of said constant-voltage circuit makes it possible to reduce a voltage difference between the input voltage V_{in} and an output voltage V_{out} .

Now, when the input voltage V_{in} reaches the rating output voltage of said constant-voltage circuit so as to make it possible for the constant-voltage circuit to output the rating output voltage, a control signal input to a gate of the switching element M_a turns off the switching element M_a so that the output voltage V_{out} is clamped at the rating output voltage of said constant-voltage circuit.

Moreover, in case the input voltage V_{in} reaches below the rating output voltage of said constant-voltage circuit so that the switching element M_a is turned on,

when such accidents as a load short-circuiting, etc., occur, as the on-state resistance of the switching element M_a is small, an excess current flows from the input terminal IN through the switching element M_a so as to produce a defect in the switching element M_a . In order to protect the switching element M_a from such excess current, a current-controlling circuit as illustrated in FIG. 8 is added that connects a fixed resistor R_a in series with a switching element M_a .

Furthermore, there is an excess-current protection system for making it possible to prevent destruction of semiconductor switches such as a MOSFET, etc., without using an IPS with a built-in fuse and an excess-current protection circuit (refer to Patent Document 1, for example).

Patent Document 1

Japanese Patent Laid-Open Publication 09-046200

However, in the conventional circuits as illustrated in FIGS. 8 and 9, there is a problem such that adding to a voltage drop caused by the switching element M_a on its own, the voltage drop due to the fixed resistor for current detection causes a fall in the output voltage V_{out} to become large. More specifically, in FIG. 9, when operating in a state such that the input voltage V_{in} is smaller than the rating output

voltage of the constant voltage circuit, setting the voltage difference between the input terminal IN and the output terminal OUT as small as possible is desired. However, no matter how small the on-state resistance of the switching element Ma is set to be, due to the fixed resistor Ra, there is a limit to reducing the impedance between the input terminal IN and the output terminal OUT.

10 DISCLOSURE OF THE INVENTION

It is a general object of the present invention to provide a protection circuit for preventing excess current output.

It is a more specific object of the present invention to provide a power-supply apparatus comprising a protection circuit for, when a voltage applied to a switching element for outputting a voltage input to an input terminal reaches a predetermined voltage or above, turning off the switching element so as to protect the power-supply apparatus.

According to one feature of the present invention, there is provided a power-supply apparatus for outputting from an output terminal via one or more switching elements, each having a control electrode, a voltage input to an input terminal including a voltage-generating

circuit for generating an output voltage V_o proportional to a voltage between an input end and an output end of the switching element so as to output the generated voltage, and a control circuit for controlling an
5 operation of the switching element depending on the output voltage V_o of the voltage-generating circuit, wherein the control circuit causes the switching element to reduce an output current when the output voltage V_o of the voltage-generating circuit exceeds a predetermined
10 voltage V_s .

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates an example circuit of a
15 power-supply apparatus according to a first embodiment of the present invention;

FIG. 2 illustrates an example of a change in each voltage in FIG. 1 relative to a change in a load current i_o ;

20 FIG. 3 illustrates another example circuit of the power-supply apparatus according to the first embodiment of the present invention;

FIG. 4 illustrates yet another example circuit of the power-supply apparatus according to the first
25 embodiment of the present invention;

FIG. 5 illustrates yet another example circuit of the power-supply apparatus according to the first embodiment of the present invention;

FIG. 6 illustrates an example of a change in each voltage in FIG. 5 relative to a change in an input voltage V_{in} ;

FIG. 7 illustrates yet another example circuit of the power-supply apparatus according to the first embodiment of the present invention;

FIG. 8 illustrates an example circuit of a conventional power-supply apparatus; and

FIG. 9 illustrates another example circuit of the conventional power-supply apparatus.

BEST MODE FOR CARRYING OUT THE INVENTION

In the following, an embodiment of the present invention is described with reference to the accompanying drawings.

[First embodiment]

FIG. 1 illustrates an example circuit of a power-supply apparatus according to a first embodiment of the present invention.

In FIG. 1, a power-supply apparatus 1 has an output voltage from an AC-DC converter 10 input to an

input terminal IN as an input voltage V_{in} and outputs an output voltage V_{out} via a switching element M1 from an output terminal OUT to a load 11.

The power-supply apparatus 1 consists of a bias-voltage generating circuit 2, a reference-voltage generating circuit 3, PMOS transistors M1 through M3, and an operational-amplifier circuit AMP. It is noted that the PMOS transistor M2 constitutes a first MOS transistor, the PMOS transistor M3 constitutes a second MOS transistor, the reference-voltage generating circuit 3 and the operational-amplifier circuit AMP constitute a control circuit, and the operational-amplifier circuit AMP constitutes a comparator circuit.

The switching element M1 as described above is composed of a PMOS transistor connected between the input terminal IN and the output terminal OUT and having a gate connected to an output end of the operational-amplifier circuit AMP. Moreover, the PMOS transistors M2 and M3 are connected in series between the input terminal IN and a ground voltage. A junction between the PMOS transistors M2 and M3 is connected to a non-inverting input end of the operational-amplifier circuit AMP, while a predetermined voltage V_s from the reference-voltage generating circuit 3 is input to an inverting-input end of the operational-amplifier AMP.

A gate of the PMOS transistor M2 is connected to the output terminal OUT, while a predetermined bias voltage Vbias from the bias-voltage generating circuit 2 is input to a gate of the PMOS transistor M3. Moreover, 5 a load 11 is connected between the output terminal OUT and the ground voltage. The PMOS transistors M2, M3 and the bias-voltage generating circuit 2 constitute a voltage-generating circuit 5 for generating a voltage Vo proportional to a voltage between the input terminal IN 10 and the output terminal OUT so as to output the generated voltage to the non-inverting input end of the operational amplifier AMP.

In such a configuration as described above, as the PMOS transistors M2 and M3 are connected in series, 15 the respective drain currents of the PMOS transistors M2 and M3 are the same. Thus, a gate-source voltage Vgs2 of the PMOS transistor M2 and a gate-source voltage Vgs3 of the PMOS transistor M3 are proportional to each other, and may be represented as equation (1) below, where K 20 is a proportional constant:

$$V_{gs2} = K \times V_{gs3} \dots\dots\dots (1)$$

The gate-source voltage Vgs2 of the PMOS transistor M2 is the same as a source-drain voltage Vsd1 (not shown in FIG. 1) of the PMOS transistor M1, while 25 a source voltage Vo of the PMOS transistor M3 is equal to

the bias voltage V_{bias} added to the gate-source voltage V_{gs3} of the PMOS transistor M3. Based on the above, equation (2) below applies:

$$V_o = V_{bias} + V_{gs3} = V_{bias} + V_{gs2}/K = V_{bias} + V_{sd1}/K \dots\dots\dots (2)$$

5 In other words, it is understood that the source voltage V_o of the PMOS transistor M3 contains a portion which is linearly proportional to the source-drain voltage V_{sd1} of the PMOS transistor M1.

Moreover, setting the electrical characteristics
10 of the PMOS transistor M2 and of the PMOS transistor M3 the same results in $V_{gs2} = V_{gs3}$ so that the equation (2) as described above may be represented as in equation (3) below:

$$V_o = V_{bias} + V_{gs3} = V_{bias} + V_{gs2} = V_{bias} + V_{sd1} \dots\dots\dots (3)$$

15 In other words, it is understood that the source voltage V_o of the PMOS transistor M3 would be equal to the bias voltage V_{bias} added to the source-drain voltage V_{sd1} of the PMOS transistor M1 that is the voltage between the input terminal IN and the
20 output terminal OUT.

The operational amplifier AMP compares the source voltage V_o of the PMOS transistor M3 with a reference voltage V_s and, when the source voltage V_o of the PMOS transistor M3 rises to reach the reference
25 voltage V_s , the AMP output voltage rises to control the

gate voltage of the PMOS transistor M1 and suppresses an increase in a current output from the output terminal OUT.

Such operation as described above is described in a little more detail using FIG. 2. When a load current i_o flowing through the load 11 from the output terminal OUT is 0 (zero), the input voltage V_{in} and the output voltage V_{out} are the same. Moreover, the source voltage V_o of the PMOS transistor M3 is equal to the bias voltage V_{bias} . As the reference voltage V_s is larger than the bias voltage V_{bias} , an output signal of the operational-amplifier circuit AMP is at a low level.

Since an on-state resistance of the PMOS transistor M1 is approximately a few ohms, as the load current i_o increases the source-drain voltage V_{sd1} of the PMOS transistor M1 increases while the output voltage V_{out} falls. On the other hand, the source voltage V_o of the PMOS transistor M3 rises at the same rate as the rate at which the output voltage V_{out} falls. When the source voltage V_o of the PMOS transistor M3 exceeds the reference voltage V_s , the output voltage of the operational-amplifier circuit AMP rises and limits a rise in an output current of the PMOS transistor M1, and furthermore when the load current i_o increases, the output voltage V_{out} falls rapidly.

Next FIG. 3 illustrates an example comprising multiple switching elements having the same characteristics. A configuration as illustrated in FIG. 3 is used when the load current i_o exceeds the current capacity of just one switching element or when trying to set the on-state resistance of the switching element as small as possible. It is noted that in FIG. 3 portions which are the same or similar to those in FIG. 1 are given the same letters so that the explanations are omitted. In a case such as in FIG. 3, inserting between the sources of PMOS transistors M1a and M1b and an input terminal IN fixed resistors R1 and R2, respectively, each with a small resistance value, parallel to each other makes it possible to set values of currents flowing through each of the PMOS transistors M1a and M1b the same.

Moreover, when the switching elements are configured as in FIG. 3, a voltage-generating circuit has a source of a PMOS transistor M2 connected to an input terminal IN. In FIG. 4 the source is connected to PMOS transistor M1b. One of the above may be selected depending on whether the objective of protection in setting a voltage in the voltage-generating circuit that is to be detected is a voltage between the input terminal IN and an output terminal OUT, or voltage drops

in the switching elements themselves.

FIG. 5 illustrates as an example a case such that a circuit for clamping an output voltage V_{out} at a predetermined voltage is comprised further to the configuration in FIG. 1, while FIG. 6 illustrates an example of a change in voltages at the respective portions in FIG. 5. It is noted that, in FIG. 5, portions which are the same as those in FIG. 1 are given the same letters so that the explanations are omitted herein and only differences with FIG. 1 are described.

The differences between FIG. 5 and FIG. 1 are that the operational-amplifier circuit AMP in FIG. 1 is changed to a comparator CMP, a fixed resistor R3 for supplying current is added between the input terminal IN and the output terminal OUT, and a Zener diode ZD is added between the output terminal OUT and the ground voltage. It is noted that the on-state resistance of the PMOS transistor M1 is set so as to be significantly smaller than the fixed resistor R3.

In FIG. 5, when an input voltage V_{in} is at or below a Zener voltage V_z of a Zener diode ZD, as the PMOS transistor M1 is turned on, a current is supplied to a load 11 from the input terminal IN primarily through the PMOS transistor M1. Then, when the input

voltage V_{in} exceeds the Zener voltage V_z , an output voltage V_{out} is clamped at the Zener voltage V_z as illustrated in FIG. 6. When the input voltage V_{in} rises further to exceed a voltage $(V_z + V_s - V_{bias})$, a bias voltage V_{bias} subtracted from a reference voltage V_s ($V_s - V_{bias}$) added to the Zener voltage V_z , as a source voltage V_o of a PMOS transistor M3 exceeds a reference voltage V_s , the signal level of an output signal of a comparator CMP inverts, turning off the PMOS transistor M1. In such a state, a current is supplied to the load 11 via the fixed resistor R3.

In case the input voltage V_{in} is at or below the Zener voltage V_z of the Zener diode ZD and the PMOS transistor M1 is turned on, when an excess load current i_o flows due to the load 11 short-circuiting, etc., a voltage drop between the input terminal IN and the output terminal OUT becomes large. When the voltage drop reaches at or above the voltage difference between the reference voltage V_s and the bias voltage V_{bias} , as the source voltage V_o of the PMOS transistor M3 exceeds the reference voltage V_s , the output signal of the comparator CMP is inverted to turn to a High level. Thus, turning off the PMOS transistor M1 so as to make the fixed resistor R3 the only path for supplying current to the load 11 makes it possible to protect the PMOS transistor

M1 from excess current as well as to supply a small current to the load 11.

Next, FIG. 7 illustrates as an example a case of using a constant-voltage circuit in lieu of a Zener diode ZD in FIG. 5. It is noted that in FIG. 7 portions which are the same or similar to those in FIG. 5 are given the same letters so that the explanations are omitted.

In FIG. 7, the operational-amplifier circuit AMP in FIG. 5 is replaced with a comparator CMP, while a constant-voltage circuit 21 consists of an operational-amplifier circuit AMP1, a reference-voltage generating circuit 22 for generating a predetermined reference voltage V_{ref} for output the generated voltage, a PMOS transistor and a NMOS transistor M5 for voltage control, and resistors R4 and R5 for output-voltage detection.

The PMOS transistor M4 and the NMOS transistor M5 are connected in series between an input terminal IN and a ground voltage while gates of the PMOS transistor M4 and the NMOS transistor M5 are respectively connected to an output end of the operational-amplifier circuit AMP1. The resistors R4 and R5 are connected in series between a junction of the PMOS transistor M4 and the NMOS transistor M5, and the ground voltage, while a junction of the resistors R4 and R5 is connected to a

non-inverting input end of the operational-amplifier circuit AMP1. Moreover, a reference voltage V_{ref} is input to an inverting input end of the operational-amplifier circuit AMP1.

5 In such a configuration as described above, when a voltage V_{in} is at or below a rating output voltage of the constant-voltage circuit 21, as a PMOS transistor M1 being a switching element is turned on, a current is supplied to a load 11 from an input terminal
10 IN via primarily the PMOS transistor M1. At this time, while a current supplied to the load 11 flows also from the PMOS transistor M4 of the constant-voltage circuit 21, as the on-state resistance of the PMOS transistor M4 is significantly larger than the on-state resistance of the
15 PMOS transistor M1, as described above, most of the load current i_o is supplied from the PMOS transistor M1.

When the input voltage V_{in} exceeds a rating output-voltage V_x of the constant-voltage circuit 21, an output voltage V_{out} is clamped at the rating output-
20 voltage V_x . When the input voltage V_{in} further rises to exceed a voltage $(V_x + V_s - V_{bias})$ having added to the rating output voltage V_x of the constant-voltage circuit 21 a voltage subtracting a bias voltage V_{bias} from a reference voltage V_s ($V_s - V_{bias}$), as a source voltage V_o of the
25 PMOS transistor M3 exceeds the reference voltage V_s , the

signal level of an output signal of the comparator CMP is inverted, turning off the PMOS transistor M1. In such a state as described above, a current from the constant-voltage circuit 21 is supplied to the load 11. An operation at a time when the input voltage V_{in} is at or below the rating output voltage V_x of the constant-voltage circuit 21 so that the PMOS transistor M1 is turned on is almost the same as the operation in FIG. 5.

When an excess current flows out of an output terminal OUT due to the load 11 short-circuiting, etc., a voltage drop between the input terminal IN and the output terminal OUT becomes large. When the voltage drop reaches at or above the voltage difference between the reference voltage V_s and the bias voltage V_{bias} , the source voltage V_o of the PMOS transistor M3 exceeds the reference voltage V_s so that the signal level of the output signal of the comparator CMP is inverted to turn to a High level. Thus, the PMOS transistor M1 is turned off, making it possible to protect the PMOS transistor M1 from excess current. Only a current from the PMOS transistor M4 of the constant-voltage circuit 21 is supplied to the load 11. As described previously, as a current-supply capability of the PMOS transistor M4 is significantly smaller than that of the PMOS transistor M1, it is possible to reduce the capability of supplying

current to the load 11.

It is noted that, while in FIGS. 5 and 7 a case of having a single PMOS transistor M1 as a switching element is illustrated as an example, even in 5 a case of having multiple PMOS transistors M1 as in FIGS. 3 and 4, the same operations are performed. In the latter case, when the voltage between the input terminal IN and the output terminal OUT is to be a voltage detected in the voltage-generating circuit 21, the 10 source of the PMOS transistor M2 may be connected to the input terminal IN, while when the voltage drops of the switching elements themselves are to be the voltages detected, the source of the PMOS transistor M2 may be connected to a source of one of the switching elements.